Bla följande: (tagna ur sitt sammanhang)
* L1 data cache: 32 KB
* L1 instruction cache: 64 KB
* L2 cache: 512K
* 32 64-bit general purpose registers
* 32 64-bit floating-point registers
* 32 128-bit vector registers
One of the most important and least-discussed features of the PowerPC 970 is its 900MHz DDR frontside bus. This bus physically runs at 450MHz, but it´s double-pumped.
raw peak data bandwidth is supposed to be about 6.4 GB of that 7.2 GB/s.
The estimated SPEC INT and SPEC FP numbers (937 and 1051) would allow the 970 to clearly dominate the desktop scene were it released tomorrow, but by the time we see this chip in a shipping system the performance landscape will look significantly different in both the 32-bit (P4 at 4GHz+ with SMT) and 64-bit (AMD´s Hammer) desktop markets.